We consider the wiring or layer assignment problem for edge-disjoint layouts. The wiring problem is well understood for the case that the underlying layout graph is a square grid (see 7]). In this paper, we introduce a more general approach to this problem. For an edge-disjoint layout in the plane resp. in an arbitrary planar layout graph, we give equivalent conditions for the k-layer wirability. Based on these conditions, we obtain lineartime algorithms to wire every layout in a tri-hexagonal grid, respectively every layout in a tri-square-hexagonal grid using at most ve layers.
The wiring problem consists in converting a two-dimensional edge-disjoint layout into a threedimensional vertex-disjoint layout. Wiring edge-disjoint layouts is a fundamental and classical problem in VLSI-design. Typically, the general layout problem in VLSI-design consists of two phases, the placement and the routing. Often, the routing phase is again divided into two steps. First, a two-dimensional layout is constructed satisfying certain conditions induced by the underlying layout model. This layout describes the course of the wires connecting the corresponding terminals. In the second step, the wiring step or layer assignment step, the edges of the wires are assigned to di erent layers to avoid physical contacts between di erent wires. The layout can be viewed as a projection in the plane of this nal three-dimensional wiring. In connection with graph drawing, the wiring problem is of interest as well. There, an edge-disjoint embedding of a graph is given. The problem consists in a visualization of the graph by a threedimensional vertex-disjoint embedding whose projection in the plane is again the edge-disjoint embedding of the graph.
Consider an edge-disjoint layout in the plane resp. in a planar graph. Such a layout may be an edge-disjoint realization of nets or an edge-disjoint embedding of a graph. The construction of edge-disjoint layouts is a fundamental problem. For an overview we refer to 8]. Then the wiring problem can be described as follows. There is a number of graphs isomorphic to the layout, called layers. Each path, called wire, of the layout is realized by a sequence of subpaths in di erent layers such that two di erent wires are vertex-disjoint. A vertical connection between layers, a via, is used at each layer change. The main optimization goal is to minimize the number of layers.
Several results have been obtained for the wiring problem for edge-disjoint layouts in regular grids, especially square grids 1, 2, 3, 4, 5, 9, 10, 13, 12, 14]. Most of these results are based on the combinatorial framework introduced in 7] which applies to edge-disjoint layouts in square grids. Moreover, only layouts where terminals are placed on the boundary of the layout graph are considered. A technique using two-colorable maps is developed, and necessary and su cient conditions for the wirability in a xed number of layers are given. For two layers these conditions are easy to test. On the other hand, it is NP-complete to decide if a layout is three-layer wirable 6]. Every layout is wirable in four layers, and such a wiring can be constructed in time linear in the size of the layout 1], 12]. In 12], the concept of two-colorable maps is applied to octo-square grids, but no guarantee for the number of layers required for the wiring is given. If the layout graph is a tri-hexagonal grid, every edge-disjoint layout is wirable in ve layers 11].
Nothing is known so far about the wiring problem for layouts in the plane resp. in general planar layout graphs, with arbitrary terminal positions. In this paper, we develop a general approach to this problem. It leads to necessary and su cient conditions for k-layer wirability of edge-disjoint layouts where at most two di erent wires meet in a vertex. These conditions generalize the framework given in 7]. Again, two-layer wirability is easy to test. And of course, deciding three-layer wirability is NP-complete as well. For layouts in special planar layout graphs guarantees are given for the number of layers required for the wiring. We prove that every layout in a tri-hexagonal grid is wirable in at most ve layers. Moreover, every layout in a tri-square-hexagonal grid is wirable in at most ve layers as well. In both cases, such a wiring can be constructed in time linear in the size of the layout. Observe that our approach for layouts in tri-hexagonal grids is di erent from the approach given in 11].
The wiring theory presented here is restricted to layouts where at most four wire edges are incident to the same vertex. But it is extendable to the case that more than four wire edges belonging to at most two di erent wires are incident to the same vertex. The case that more than two di erent wires meet at a vertex seems to be much more involved.
